76. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
(a) cross coupling
(b) gate impedance
(c) low input voltages
(d) asynchronous operation
77. One example of the use of an S-R flip-flop is as a(n):
(a) racer
(b) astable oscillator
(c) binary storage register
(d) transition pulse generator
78. Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?
(a) active-HIGH
(b)
(c)
(d)
79. How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?
(a) It can’t be done.
(b) Invert the Q outputs.
(c)
(d)
80. Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.
(a)
(b)
(c)
(d)
Related Posts
555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.- 5555555555 40. Which of the following describes the operation of a positive edge-triggered D-type flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 555555555590. A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________. (a) constantly LOW (b) constantly HIGH (c) a 20 kHz square wave (d) a 10 kHz square wave
- 101. A 555 operating as a monostable multivibrator has a C1 = 100 F. Determine R1 for a pulse width of 500 ms. (a) 45 (b) 455 (c) 4.5 k (d) 455 k 102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle 103. The postponed symbol () on the output of a flip-flop identifies it as being ________. (a) a D flip-flop (b) a J-K flip-flop (c) pulse triggered (d) trailing edge-triggered 104. Most people would prefer to use ________ over HDL. (a) graphic descriptions (b) functions (c) VHDL (d) AHDL 105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________. (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0 106. The key to edge-triggered sequential circuits in VHDL is the ________. (a) ARCHITECTURE (b) PROCESS (c) FUNCTION (d) VARIABLE 107. The J-K flip-flop is a standard building block of clocked (sequential) logic circuits known as a ________.…
- 555555555534. Which of the following is correct for a gated D-type flip-flop? (a) The Q output is either SET or RESET as soon as the D input goes HIGH or LOW. (b) The output complement follows the input when enabled. (c) Only one of the inputs can be HIGH at a time. (d) The output toggles if one of the inputs is held HIGH.