Flip Flops – 40

5555555555

40. Which of the following describes the operation of a positive edge-triggered D-type flip-flop?

(a) If both inputs are HIGH, the output will toggle.
(b) The output will follow the input on the leading edge of the clock.
(c) When both inputs are LOW, an invalid state exists.
(d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 355
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 250
Sale
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
₹ 376
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 773

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 71555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
    Tags: clock, output, edge, flip-flop, inputs, will, input, leading, flip, trailing
  • Flip Flops - 74555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, toggle, state, invalid, high, flops, clock, low
  • Flip Flops - 1355555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH
    Tags: low, high, flip, flops, positive, edge-triggered, flip-flop, will, inputs, clock
  • Flip Flops - 1135555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, state, toggle, high, invalid, flops, clock, low
  • Flip Flops - 1445555555555144. When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________. (a) be invalid (b) not change (c) remain unchanged (d) toggle
    Tags: flip, flops, inputs, high, clock, output, will, invalid, toggle, electronics

LEAVE A REPLY

Please enter your comment!
Please enter your name here