5555555555
79. How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs?
(a) It can’t be done.
(b) Invert the Q outputs.
(c)
(d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 5555555555130. In VHDL, how many inputs will a primitive JK flip-flop have? (a) 2 (b) 3 (c) 4 (d) 5 Tags: flip, flops, inputs, flip-flop, electronics, engineering
555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0 Tags: flip, flops, flip-flop, electronics, engineering
555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d) Tags: flip, flops, inputs, flip-flop, electronics, engineering
5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0 Tags: flip, flops, s-r, flip-flop, inputs, electronics, engineering
5555555555105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________. (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0 Tags: flip, flops, s-r, flip-flop, inputs, electronics, engineering