5555555555
90. A J-K flip-flop with J = 1 and K = 1 has a 20 kHz clock input. The Q output is ________.
(a) constantly LOW
(b) constantly HIGH
(c) a 20 kHz square wave
(d) a 10 kHz square wave
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH- 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
- 5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
- 5555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW