# Flip Flops – 76

5555555555

76. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

(a) cross coupling
(b) gate impedance
(c) low input voltages
(d) asynchronous operation

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• 555555555533. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature? (a) asynchronous operation (b) low input voltages (c) gate impedance (d) cross coupling
Tags: flip, asynchronous, coupling, cross, impedance, gate, voltages, input, low, operation
• 5555555555140. How many 2-input NOR gates does it take to produce a 2-input NAND gate? (a) 1 (b) 2 (c) 3 (d) 4
Tags: gates, input, nand, gate, electronics, engineering
• 555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate
Tags: gate, gates, low, nand, electronics, engineering
• 555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, condition, electronics, engineering
• 5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
Tags: input, flip, flops, gates, electronics, engineering