Shift Registers – Exercise – 1

16. A 74HC195 4-bit parallel access shift register can be used for ________.

(a) serial in/serial out operation
(b) serial in/parallel out operation
(c) parallel in/serial out operation
(d) all of the above

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

17. A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing ________.

(a) 1110
(b) 0111
(c) 1000
(d) 1001

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

18. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________.

(a) 1110
(b) 0001
(c) 1100
(d) 1000

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

19. In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?

(a) 1
(b) 2
(c) 4
(d) 8

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

20. In a 6-bit Johnson counter sequence there are a total of how many states, or bit patterns?

(a) 2
(b) 6
(c) 12
(d) 24

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Shift Registers - 36Shift Registers » Exercise - 136. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line? (a) 0 (b) 1 (c) 2 (d) 3
    Tags: shift, bit, parallel, output, serial, clock, register, electronics, engineering
  • Shift Registers - 30Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
    Tags: shift, register, serial, bit, data, clock, electronics, engineering
  • Shift Registers - 47Shift Registers » Exercise - 147. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
    Tags: shift, bit, register, parallel, data, clock, electronics, engineering
  • Shift Registers - 745555555555 76. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
    Tags: shift, bit, register, parallel, data, clock, electronics, engineering
  • Counters - 64Counters » Exercise - 164. What type of device is shown below? (a) 4-bit bidirectional universal shift register (b) Parallel in/parallel out shift register with bidirectional data flow (c) 2-way parallel in/serial out bidirectional register (d) 2-bit serial in/4-bit parallel out bidirectional shift register
    Tags: register, bit, shift, parallel, data, serial, electronics, engineering