11. A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________.
(a) 1101
(b) 0111
(c) 0001
(d) 1110
12. On the third clock pulse, a 4-bit Johnson sequence is Q0 = 1, Q1 = 1, Q2 = 1, and Q3 = 0. On the fourth clock pulse, the sequence is ________.
(a) Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 1
(b) Q0 = 1, Q1 = 1, Q2 = 0, Q3 = 0
(c) Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0
(d) Q0 = 0, Q1 = 0, Q2 = 0, Q3 = 0
13. On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1, and Q3 = 1. On the sixth clock pulse, the sequence is ________.
(a) Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0
(b) Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 0
(c) Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1
(d) Q0 = 0, Q1 = 0, Q2 = 0, Q3 = 1
14. The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?
(a) 0000
(b) 0010
(c) 1000
(d) 1111
15. What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called?
(a) tristate
(b) end around
(c) universal
(d) conversion
Related Posts
Shift Registers » Exercise - 136. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line? (a) 0 (b) 1 (c) 2 (d) 3- Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
- Shift Registers » Exercise - 147. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
- 5555555555 76. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
- Counters » Exercise - 164. What type of device is shown below? (a) 4-bit bidirectional universal shift register (b) Parallel in/parallel out shift register with bidirectional data flow (c) 2-way parallel in/serial out bidirectional register (d) 2-bit serial in/4-bit parallel out bidirectional shift register