Shift Registers » Exercise – 1
18. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________.
(a) 1110
(b) 0001
(c) 1100
(d) 1000
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 168. How can parallel data be taken out of a shift register simultaneously? (a) Use the Q output of the first FF. (b) Use the Q output of the last FF. (c) Tie all of the Q outputs together. (d) Use the Q output of each FF.- Shift Registers » Exercise - 126. Which is not characteristic of a shift register? (a) Serial in/parallel in (b) Serial in/parallel out (c) Parallel in/serial out (d) Parallel in/parallel out
- Shift Registers » Exercise - 1 1. A register can also be used to provide data movements. (a) Parallel Register (b) Simple Register (c) Shift Register (d) All of the above
- Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many
- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above