Shift Registers – Exercise – 1

41. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?

(a) 1.67 s
(b) 26.67 s
(c) 26.7 ms
(d) 267 ms

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

42. A modulus-12 ring counter requires a minimum of ________.

(a) 10 flip-flops
(b) 12 flip-flops
(c) 6 flip-flops
(d) 2 flip-flops

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

43. What is meant by parallel load of a shift register?

(a) All FFs are preset with data.
(b) Each FF is loaded with data, one
(c)
(d)

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

44. How many clock pulses will be required to completely load serially a 5-bit shift register?

(a) 2
(b) 3
(c) 4
(d) 5

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

45. Which type of device may be used to interface a parallel data format with external equipment’s serial format?

(a) key matrix
(b) UART
(c) memory chip
(d) series in, parallel out

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Shift Registers - 36Shift Registers » Exercise - 136. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line? (a) 0 (b) 1 (c) 2 (d) 3
    Tags: shift, bit, parallel, output, serial, clock, register, electronics, engineering
  • Shift Registers - 30Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
    Tags: shift, register, serial, bit, data, clock, electronics, engineering
  • Shift Registers - 47Shift Registers » Exercise - 147. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
    Tags: shift, bit, register, parallel, data, clock, electronics, engineering
  • Shift Registers - 745555555555 76. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
    Tags: shift, bit, register, parallel, data, clock, electronics, engineering
  • Counters - 64Counters » Exercise - 164. What type of device is shown below? (a) 4-bit bidirectional universal shift register (b) Parallel in/parallel out shift register with bidirectional data flow (c) 2-way parallel in/serial out bidirectional register (d) 2-bit serial in/4-bit parallel out bidirectional shift register
    Tags: register, bit, shift, parallel, data, serial, electronics, engineering