# Shift Registers – 36

36. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?

(a) 0
(b) 1
(c) 2
(d) 3

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• Shift Registers » Exercise - 144. How many clock pulses will be required to completely load serially a 5-bit shift register? (a) 2 (b) 3 (c) 4 (d) 5
Tags: shift, registers, exercise, clock, pulses, required, load, bit, register, electronics
• Shift Registers » Exercise - 113. On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1, and Q3 = 1. On the sixth clock pulse, the sequence is ________. (a) Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0 (b) Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 0 (c) Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1 (d) Q0 = 0, Q1 = 0, Q2 = 0, Q3 = 1
Tags: shift, registers, clock, sequence, exercise, bit, electronics, engineering
• Shift Registers » Exercise - 128. The group of bits 10110111 is serially shifted (right-most bit first) into an 8-bit parallel output shift register with an initial state 11110000. After two clock pulses, the register contains ________. (a) 10111000 (b) 10110111 (c) 11110000 (d) 11111100
Tags: shift, registers, register, bit, parallel, output, exercise, clock, pulses, electronics
• Shift Registers » Exercise - 114. The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses? (a) 0000 (b) 0010 (c) 1000 (d) 1111
Tags: shift, bit, registers, exercise, sequence, parallel, register, clock, pulses, electronics
• Shift Registers » Exercise - 137. A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________. (a) parallel in/serial out (b) serial in/parallel out (c) serial in/serial out (d) parallel in/parallel out
Tags: shift, registers, parallel, in/serial, serial, exercise, register, output, electronics, engineering