46. Computers operate on data internally in a ________ format.
(a) tristate
(b) universal
(c) parallel
(d) serial
47. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.
(a) right, one
(b) right, two
(c) left, one
(d) left, three
48. How would a latch circuit be used in a microprocessor system?
(a) as transportation for Intel employees
(b) for a group of data that is the same
(c)
(d)
49. What is a transceiver circuit?
(a) a buffer that transfers data from input to output
(b) a buffer that transfers data from output to input
(c)
(d)
50. What is the function of a buffer circuit?
(a) to provide an output that is inverted from that on the input
(b) to provide an output that is equal to its input
(c) to clean up the input
(d) to clean up the output
Related Posts
Shift Registers » Exercise - 136. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line? (a) 0 (b) 1 (c) 2 (d) 3- Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
- Shift Registers » Exercise - 147. A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
- 5555555555 76. A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse. (a) right, one (b) right, two (c) left, one (d) left, three
- Counters » Exercise - 164. What type of device is shown below? (a) 4-bit bidirectional universal shift register (b) Parallel in/parallel out shift register with bidirectional data flow (c) 2-way parallel in/serial out bidirectional register (d) 2-bit serial in/4-bit parallel out bidirectional shift register