26. Consider a RS flip-flops with both inputs set to 0. If a momentary ‘1’ is applied at the input S, then the output :
(a) Q will flip from 0 to 1
(b) Q will flip from 0 to 1 and then back to 0
(c) Q will flip from 1 to 0
(d) Q will flip from 1 to 0 and then back to 1
27. SR Flip flop can be converted to T-type flip-flop if ?
(a) S is connected to Q
(b) R is connected to Q
(c) Both S and R are shorted
(d) S and R are connected to Q and Q’ respectively
28. The main difference between JK and RS flip-flop is that :
(a) There is a feedback in JK flip-flop
(b) JK flip-flop accepts both inputs as 1
(c) JK flip-flop does not need a clock pulse.
(d) JK flip-flop is acronym of Junction cathode multivibrator
29. For which of the following flip-flop the output clearly defined for all combinations of two inputs ?
(a) T flip-flop
(b) J K flip-flop
(c) Q type flip-flop
(d) SR type flip-flop
30. What is the maximum counting speed of a 4 bit binary counter which is composed of flip-flops with a propagation delay of 25 ns ?
(a) 1 MHz
(b) 4 MHz
(c) 25 MHz
(d) 100 MHz
Related Posts
5555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
- 555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
- 555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0