46. Pulse-triggered flip-flops are also called _________ flip-flops.
(a) master-slave
(b) postponed
(c) level
(d) edge
47. The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the _____________________.
(a) inverted, positive clock edge
(b) quiescent, negative clock edge
(c) opposite, active clock edge
(d) reset, synchronous clock edge
48. If an input is activated by a signal transition, it is _____________.
(a) edge-triggered
(b) toggle-triggered
(c) clock-triggered
(d) noise-triggered
49. How is a J-K flip-flop made to toggle?
(a) J = 0, K = 0
(b) J = 1, K = 0
(c) J = 0, K = 1
(d) J = 1, K = 1
50. How many flip-flops are in the 7475 IC?
(a) 1
(b) 2
(c) 4
(d) 8
Related Posts
5555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
- 555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
- 555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0