# Flip Flops – 147

5555555555

147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are:

(a) S = 1, R = 1
(b) S = 1, R = 0
(c) S = 0, R = 1
(d) S = 0, R = 0

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 879

## Related Posts

• 555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d)
Tags: flip, flops, inputs, flip-flop, gate, electronics, engineering
• 5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.
Tags: flip, flops, inputs, flip-flop, electronics, engineering
• 5555555555105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________. (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, gate, s-r, flip-flop, inputs, electronics, engineering
• 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, flip-flop, electronics, engineering
• 555555555566. What is the hold condition of a flip-flop? (a) both S and R inputs activated (b) no active S or R input (c) only S is active (d) only R is active
Tags: flip, flops, flip-flop, inputs, electronics, engineering