102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________.
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, j-k, flip-flop, toggle, electronics, engineering
555555555531. When both inputs of a J-K flip-flop cycle, the output will: (a) be invalid (b) not change (c) change (d) toggle
Tags: flip, flops, inputs, j-k, flip-flop, output, will, toggle, electronics, engineering
5555555555103. The postponed symbol () on the output of a flip-flop identifies it as being ________. (a) a D flip-flop (b) a J-K flip-flop (c) pulse triggered (d) trailing edge-triggered
Tags: flip-flop, flip, flops, output, j-k, pulse, electronics, engineering
555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip-flop, flip, flops, j-k, electronics, engineering
555555555578. Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs? (a) active-HIGH (b) (c) (d)
Tags: flip, flops, flip-flop, set, reset, inputs, electronics, engineering