16. The ‘T’ in the flip flop stands for :
(a) Time
(b) Transfer
(c) Toggle
(d) Trigger
17. The D flip flop is only activated by :
(a) A negative edge trigger
(b) A positive edge trigger
(c) Both edge trigger
(d) None of the above
18. Both the JK and the T flip flop are derived from :
(a) The basic SR latch
(b) The basic D latch
(c) Both (1) and (2)
(d) None of the above
19. When an inverter is placed between both inputs of an SR flip-flop, then resulting flip-flop is :
(a) JK flip flop
(b) D flip flop
(c) T flip flop
(d) Master slave JK flip flop
20. The master slave JK flip-flop is effectively a combination of :
(a) an SR flip-flop and a D flip-flop
(b) an SR flip-flop and a T flip-flop
(c) a T flip-flop and a D flip-flop
(d) two T flip-flops
Related Posts
5555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
- 555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
- 555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0