# Flip Flops – 74

5555555555

74. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high?

(a) No change will occur in the output.
(b) An invalid state will exist.
(c) The output will toggle.
(d) The output will reset.

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• 5555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.
Tags: will, output, flip, state, reset, toggle, occur, change, exist, high
• 5555555555 38. If both inputs of an S-R NAND latch are LOW, what will happen to the output? (a) The output would become unpredictable. (b) The output will toggle. (c) The output will reset. (d) No change will occur in the output.
Tags: output, will, flip, flops, inputs, s-r, low, happen, toggle, reset
• 555555555531. When both inputs of a J-K flip-flop cycle, the output will: (a) be invalid (b) not change (c) change (d) toggle
Tags: change, flip, flops, inputs, flip-flop, output, will, invalid, toggle, electronics
• 5555555555144. When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________. (a) be invalid (b) not change (c) remain unchanged (d) toggle
Tags: flip, flops, inputs, high, clock, output, will, invalid, change, toggle
• 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
Tags: flip, flops, flip-flop, inputs, clock, will, output, reset, toggle, electronics