11. Master slave flip flop is also referred to as ?
(a) Edge triggered flip flop
(b) Level triggered flip flop
(c) Pulse triggered flip flop
(d) None of these
12. In a JK flip flop, if j=k, the resulting flip flop is referred to as ?
(a) D flip flop
(b) T flip flop
(c) S-R flip flop
(d) None of these
13. In J-K flip flop the function K=J is used to realize ?
(a) D flip flop
(b) T flip flop
(c) S-R flip flop
(d) Master slave flip flop
14. Flip flop output is always ?
(a) same as inputs
(b) complementary
(c) independent of each other
(d) none of these
15. In a positive edge triggered JK flip flop, a low J and low K produces ?
(a) high state
(b) low state
(c) toggle state
(d) no change
Related Posts
5555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
- 555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
- 555555555571. Which of the following describes the operation of a positive edge-triggered D flip-flop? (a) If both inputs are HIGH, the output will toggle. (b) The output will follow the input on the leading edge of the clock. (c) When both inputs are LOW, an invalid state exists. (d) The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0