# Flip Flops – 15

15. In a positive edge triggered JK flip flop, a low J and low K produces ?

(a) high state
(b) low state
(c) toggle state
(d) no change

Explanation
Explanation : No answer description available for this question. Let us discuss.
 General Knowledge Books

## Related Posts

• Flip-Flops » Exercise - 122. Which one flip flop has an invalid output state. (a) JK flip flop (b) T flip flop (c) SR flip flop (d) D flip flop
Tags: flip, flop, flops, flip-flops, exercise, state, jk, electronics, engineering
• 555555555548. From the following specifications determine the fan-out for the logic family. (a) HIGH state is 16, LOW state is 8 (b) HIGH state is 8, LOW state is 16 (c) HIGH state is 4, LOW state is 8 (d) HIGH state is 8, LOW state is 4
Tags: state, high, low, electronics, engineering
• 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, toggle, electronics, engineering
• Flip-Flops » Exercise - 116. The ‘T’ in the flip flop stands for : (a) Time (b) Transfer (c) Toggle (d) Trigger
Tags: flip, flops, flip-flops, exercise, flop, toggle, electronics, engineering
• Flip-Flops » Exercise - 112. In a JK flip flop, if j=k, the resulting flip flop is referred to as ? (a) D flip flop (b) T flip flop (c) S-R flip flop (d) None of these
Tags: flip, flop, flops, flip-flops, exercise, jk, electronics, engineering