Flip Flops – 38

5555555555

38. If both inputs of an S-R NAND latch are LOW, what will happen to the output?

(a) The output would become unpredictable.
(b) The output will toggle.
(c) The output will reset.
(d) No change will occur in the output.

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 308
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 241
Sale
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
₹ 293
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 656

GATE 2022 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2022 Total InfoPSUs 2021 Total InfoCSIR UGC NET Total Info
JAM 2022 Total InfoM TECH 2021 Total InfoRAILWAY 2021 Total Info

Related Posts

  • Flip Flops - 1135555555555113. If both inputs of an S-R flip-flop are low, what will happen when the clock goes HIGH? (a) An invalid state will exist. (b) No change will occur in the output. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, reset, toggle, occur, change, flops, happen, low
  • Flip Flops - 74555555555574. If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high? (a) No change will occur in the output. (b) An invalid state will exist. (c) The output will toggle. (d) The output will reset.
    Tags: will, output, flip, occur, reset, toggle, change, flops, happen, low
  • Flip Flops - 425555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW
    Tags: low, flip, flops, s-r, nand, latch, inputs, output, unpredictable, electronics
  • Flip Flops - 1475555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
    Tags: flip, flops, output, s-r, inputs, electronics, engineering
  • Flip Flops - 1025555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
    Tags: flip, flops, inputs, will, output, reset, latch, toggle, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here