Flip Flops – 42

5555555555

42. An S-R NAND latch with both of its inputs LOW has an output that is _____________.

(a) unpredictable
(b) floating
(c) HIGH
(d) LOW

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 295
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 960

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Logic Gates - 42555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these
    Tags: low, inputs, output, high, nand, electronics, engineering
  • Flip Flops - 1475555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
    Tags: flip, flops, output, s-r, inputs, electronics, engineering
  • Flip Flops - 89555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
    Tags: flip, flops, electronics, engineering
  • Introduction to Digital Systems - 12555555555512. The output of an OR gate is LOW when ________. (a) all inputs are LOW (b) any input is LOW (c) any input is HIGH (d) all inputs are HIGH
    Tags: low, inputs, high, output, electronics, engineering
  • Flip Flops - 80555555555580. Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________. (a) (b) (c) (d)
    Tags: flip, flops, latch, nand, inputs, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here