Shift Registers – 24

Shift Registers » Exercise – 1

24. To serially shift a nibble (four bits) of data into a shift register, there must be ________.

(a) one clock pulse
(b) four clock pulses
(c) eight clock pulses
(d) one clock pulse for each 1 in the data

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,265

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Shift Registers - 30Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
    Tags: shift, registers, register, exercise, data, nibble, clock, pulses, electronics, engineering
  • Shift Registers - 18Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000
    Tags: shift, registers, exercise, register, clock, pulses, data, electronics, engineering
  • Shift Registers - 21Shift Registers » Exercise - 121. If an 8-bit ring counter has an initial state 10111110, what is the state after the fourth clock pulse? (a) 11101011 (b) 00010111 (c) 11110000 (d) 00000000
    Tags: shift, registers, exercise, clock, pulse, electronics, engineering
  • Shift Registers - 44Shift Registers » Exercise - 144. How many clock pulses will be required to completely load serially a 5-bit shift register? (a) 2 (b) 3 (c) 4 (d) 5
    Tags: shift, registers, exercise, clock, pulses, serially, register, electronics, engineering
  • Shift Registers - 27Shift Registers » Exercise - 127. If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse? (a) 1101000000 (b) 0011010000 (c) 1100000000 (d) 0000000000
    Tags: shift, registers, exercise, clock, pulse, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here