5555555555
88. A positive edge-triggered D flip-flop will store a 1 when ________.
(a) the D input is HIGH and the clock transitions from HIGH to LOW
(b) the D input is HIGH and the clock transitions from LOW to HIGH
(c) the D input is HIGH and the clock is LOW
(d) the D input is HIGH and the clock is HIGH
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Transistors » Exercise - 2 68. The input impedance of a transistor is ...... (a) high (b) low (c) very high (d) almost zero- 555555555553. For the device shown here, assume the D input is LOW, both S inputs are HIGH, and the input is HIGH. What is the status of the outputs? (a) All are HIGH. (b) All are LOW. (c) All but are LOW. (d) All but are HIGH.
- 555555555572. The input resistance at the gate of a FET is extremely (a) high. (b) low. Answer: (c) (d)
- 555555555530. For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be HIGH. What is the status of the Y output? (a) LOW (b) HIGH (c) Don't Care (d) Cannot be determined
- 555555555511. The output of an AND gate is LOW ________. (a) all the time (b) when any input is LOW (c) when any input is HIGH (d) when all inputs are HIGH