# Flip Flops – 88

5555555555

88. A positive edge-triggered D flip-flop will store a 1 when ________.

(a) the D input is HIGH and the clock transitions from HIGH to LOW
(b) the D input is HIGH and the clock transitions from LOW to HIGH
(c) the D input is HIGH and the clock is LOW
(d) the D input is HIGH and the clock is HIGH

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 879

## Related Posts

• Transistors » Exercise - 2 68. The input impedance of a transistor is ...... (a) high (b) low (c) very high (d) almost zero
Tags: high, input, low, electronics, engineering
• 555555555553. For the device shown here, assume the D input is LOW, both S inputs are HIGH, and the input is HIGH. What is the status of the outputs? (a) All are HIGH. (b) All are LOW. (c) All but are LOW. (d) All but are HIGH.
Tags: high, low, input, electronics, engineering
• 555555555572. The input resistance at the gate of a FET is extremely (a) high. (b) low. Answer: (c) (d)
Tags: input, high, low, electronics, engineering
• 555555555530. For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be HIGH. What is the status of the Y output? (a) LOW (b) HIGH (c) Don't Care (d) Cannot be determined
Tags: high, low, input, electronics, engineering
• 555555555511. The output of an AND gate is LOW ________. (a) all the time (b) when any input is LOW (c) when any input is HIGH (d) when all inputs are HIGH
Tags: low, input, high, electronics, engineering