Flip Flops – 86

5555555555

86. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.

(a) the clock pulse is LOW
(b) the clock pulse is HIGH
(c) the clock pulse transitions from LOW to HIGH
(d) the clock pulse transitions from HIGH to LOW

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 315
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,295

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 88555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH
    Tags: high, input, clock, low, transitions, electronics, engineering
  • Flip Flops - 1355555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH
    Tags: low, high, flip, flops, positive, edge-triggered, flip-flop, clock, electronics, engineering
  • Flip Flops - 57555555555557. A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the: (a) clock is LOW (b) slave is transferring (c) flip-flop is reset (d) clock is HIGH
    Tags: clock, flip-flop, flip, high, low, flops, electronics, engineering
  • Combinational Circuits - 49555555555549. For the device shown here, assume the D input is LOW, both S inputs are LOW, and the input is LOW. What is the status of the outputs? (a) All are HIGH. (b) All are LOW. (c) All but are LOW. (d) All but are HIGH.
    Tags: low, input, high, outputs, electronics, engineering
  • Flip Flops - 1025555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
    Tags: flip, flops, flip-flop, clock, pulse, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here