5555555555
86. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when ________.
(a) the clock pulse is LOW
(b) the clock pulse is HIGH
(c) the clock pulse transitions from LOW to HIGH
(d) the clock pulse transitions from HIGH to LOW
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH- 5555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH
- 555555555557. A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the: (a) clock is LOW (b) slave is transferring (c) flip-flop is reset (d) clock is HIGH
- 555555555549. For the device shown here, assume the D input is LOW, both S inputs are LOW, and the input is LOW. What is the status of the outputs? (a) All are HIGH. (b) All are LOW. (c) All but are LOW. (d) All but are HIGH.
- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle