# Flip Flops – 57

5555555555

57. A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:

(a) clock is LOW
(b) slave is transferring
(c) flip-flop is reset
(d) clock is HIGH

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,200

## Related Posts

• 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
Tags: flip, flops, j-k, flip-flop, inputs, clock, output, reset, electronics, engineering
• 5555555555135. A positive edge-triggered flip-flop will accept inputs only when the clock ________. (a) is LOW (b) changes from HIGH to LOW (c) is HIGH (d) changes from LOW to HIGH
Tags: low, high, flip, flops, flip-flop, inputs, clock, electronics, engineering
• 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, flip-flop, inputs, electronics, engineering
• 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, j-k, flip-flop, electronics, engineering
• 5555555555109. The asynchronous inputs are normally labeled ________ and ________, and are normally active-________ inputs. (a) PRE, CLR, LOW (b) ON, OFF, HIGH (c) START, STOP, LOW (d) SET, RESET, HIGH
Tags: low, inputs, high, flip, flops, reset, electronics, engineering