5555555555
109. The asynchronous inputs are normally labeled ________ and ________, and are normally active-________ inputs.
(a) PRE, CLR, LOW
(b) ON, OFF, HIGH
(c) START, STOP, LOW
(d) SET, RESET, HIGH
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW- 555555555542. A common-emitter amplifier has ________ voltage gain, ________ current gain, ________ power gain, and ________ input impedance. (a) high, low, high, low (b) high, high, high, low (c) high, high, high, high (d) low, low, low, high
- 555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these
- 5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.
- 555555555580. Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________. (a) (b) (c) (d)