5555555555
12. The output of an OR gate is LOW when ________.
(a) all inputs are LOW
(b) any input is LOW
(c) any input is HIGH
(d) all inputs are HIGH
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555511. The output of an AND gate is LOW ________. (a) all the time (b) when any input is LOW (c) when any input is HIGH (d) when all inputs are HIGH- 555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW
- 555555555583. The output of a NAND gate is LOW if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) any input is LOW (d) any input is HIGH
- 555555555569. The output of a NOT gate is HIGH when ________. (a) the input is LOW (b) the input is HIGH (c) the input changes from LOW to HIGH (d) voltage is removed from the gate
- 555555555563. The output of an OR gate with three inputs, A, B, and C, is LOW when ________. (a) A = 0, B = 0, C = 0 (b) A = 0, B = 0, C = 1 (c) A = 0, B = 1, C = 1 (d) all of the above