5555555555
42. A NAND gate has:
(a) LOW inputs and a LOW output
(b) HIGH inputs and a HIGH output
(c) LOW inputs and a HIGH output
(d) None of the these
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Logic Gates » Exercise - 126. A NAND gate has : (a) LOW inputs and a HIGH output (b) LOW inputs and a LOW output (c) HIGH inputs and a HIGH output (d) None of the these- 5555555555116. The logic gate that will have a LOW output when any one of its inputs is HIGH is the: (a) NAND gate (b) AND gate (c) NOR gate (d) OR gate
- 555555555583. The output of a NAND gate is LOW if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) any input is LOW (d) any input is HIGH
- 555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate
- 555555555558. The output of an AND gate with three inputs, A, B, and C, is HIGH when ________. (a) A = 1, B = 1, C = 0 (b) A = 0, B = 0, C = 0 (c) A = 1, B = 1, C = 1 (d) A = 1, B = 0, C = 1