Flip Flops – 39

5555555555

39. What is one disadvantage of an S-R flip-flop?

(a) It has no Enable input.
(b) It has a RACE condition.
(c) It has no clock input.
(d) It has only a single output.

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 295
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 960

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 1175555555555117. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
    Tags: input, flip, flops, disadvantage, s-r, flip-flop, enable, clock, single, output
  • Flip Flops - 73555555555573. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
    Tags: input, flip, flops, disadvantage, s-r, flip-flop, enable, clock, single, output
  • Flip Flops - 68555555555568. When is a flip-flop said to be transparent? (a) when the Q output is opposite the input (b) when the Q output follows the input (c) (d)
    Tags: input, output, flip, flops, flip-flop, electronics, engineering
  • Flip Flops - 1475555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
    Tags: flip, flops, output, s-r, flip-flop, electronics, engineering
  • Flip Flops - 1545555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
    Tags: input, flip, flops, clock, enable, output, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here