Flip Flops – 73

5555555555

73. What is one disadvantage of an S-R flip-flop?

(a) It has no enable input.
(b) It has an invalid state.
(c) It has no clock input.
(d) It has only a single output.

Answer

Answer : (b)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 317

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Sale

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 2,000

Flip Flops - 117
5555555555117. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, disadvantage, s-r, flip-flop, enable, invalid, state, clock
Flip Flops - 39
5555555555 39. What is one disadvantage of an S-R flip-flop? (a) It has no Enable input. (b) It has a RACE condition. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, disadvantage, s-r, flip-flop, enable, clock, single, output
Flip Flops - 154
5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
Tags: input, flip, flops, clock, enable, output, electronics, engineering
Flip Flops - 147
5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, s-r, flip-flop, electronics, engineering
Flip Flops - 145
5555555555145. The advantage of a J-K flip-flop over an S-R FF is that ________. (a) it has fewer gates (b) it has only one output (c) it has no invalid states (d) it does not require a clock input
Tags: flip, flops, flip-flop, s-r, output, invalid, clock, input, electronics, engineering

Related Posts