68. When is a flip-flop said to be transparent?
(a) when the Q output is opposite the input
(b) when the Q output follows the input
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
5555555555127. When does the output of a NOR gate = 0? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1
Tags: input, output, electronics, engineering
5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
Tags: input, flip, flops, output, electronics, engineering
5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, flip-flop, electronics, engineering
555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip-flop, flip, flops, electronics, engineering
5555555555 39. What is one disadvantage of an S-R flip-flop? (a) It has no Enable input. (b) It has a RACE condition. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, flip-flop, output, electronics, engineering