Flip Flops – 127


127. A positive edge-triggered J-K flip-flop is used to produce a two-phase clock. However, when the circuit is operated it produces erratic results. Close examination with a scope reveals the presence of glitches. What causes the glitches, and how might the problem be corrected?

(a) The PRESET and CLEAR terminals may have been left floating; they should be properly terminated if not being used.
(b) The problem is caused by a race condition between the J and K inputs; an inverter should be inserted in one of the terminals to correct the problem.
(c) A race condition exists between the Q and Q outputs to the AND gate; the AND gate should be replaced with a NAND gate.
(d) A race condition exists between the clock and the outputs of the flip-flop feeding the AND gate; replace the flip-flop with a negative edge-triggered J-K Flip-Flop.

Answer : (d)
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,265

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 89555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
    Tags: flip, flops, j-k, flip-flop, condition, electronics, engineering
  • Flip Flops - 67555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d)
    Tags: flip, flops, inputs, flip-flop, gate, electronics, engineering
  • Flip Flops - 60555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
    Tags: flip-flop, flip, flops, j-k, condition, electronics, engineering
  • Flip Flops - 1475555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
    Tags: flip, flops, gate, flip-flop, inputs, electronics, engineering
  • Flip Flops - 57555555555557. A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the: (a) clock is LOW (b) slave is transferring (c) flip-flop is reset (d) clock is HIGH
    Tags: clock, flip-flop, flip, inputs, flops, j-k, correct, electronics, engineering


Please enter your comment!
Please enter your name here