5555555555
67. Why are the S and R inputs of a gated flip-flop said to be synchronous?
(a) They must occur with the gate.
(b) Th
(c)
(d)
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
- Flip-Flops » Exercise - 110. The normal data inputs to a flip-flop (D, S and R, J and K, T) are referred to as ________ inputs. (a) Sequential (b) Asynchronous (c) Synchronous (d) Both (a) and (b)
- 5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
- 5555555555 36. The truth table for an S-R flip-flop has how many VALID entries? (a) 3 (b) 1 (c) 4 (d) 2