# Flip Flops – 122

5555555555

122. Which of the following best describes the action of pulse-triggered FF’s?

(a) The clock and the S-R inputs must be pulse shaped.
(b) The data is entered on the leading edge of the clock, and transferred out on the trailing edge of the clock.
(c) A pulse on the clock transfers data from input to output.
(d) The synchronous inputs must be pulsed.

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 975

## Related Posts

• 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, s-r, inputs, electronics, engineering
• 5555555555 39. What is one disadvantage of an S-R flip-flop? (a) It has no Enable input. (b) It has a RACE condition. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, s-r, clock, output, electronics, engineering
• 5555555555117. What is one disadvantage of an S-R flip-flop? (a) It has no enable input. (b) It has an invalid state. (c) It has no clock input. (d) It has only a single output.
Tags: input, flip, flops, s-r, clock, output, electronics, engineering
• 5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.
Tags: flip, flops, inputs, synchronous, electronics, engineering
• 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
Tags: flip, flops, inputs, clock, pulse, output, electronics, engineering