Shift Registers » Exercise – 1
70. Assume an 8-bit serial in/parallel out shift register needs to be cleared but has no clear input. How many clock cycles are required before a zero applied to the input appears on the QH output?
(a) 1
(b) 7
(c) 8
(d) 9
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 122. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________. (a) 16 s (b) 8 s (c) 4 s (d) 2 s- Shift Registers » Exercise - 1 8. A register can also be used to provide __________ movements. (a) Bit (b) Data (c) Signal (d) None of the above
- Shift Registers » Exercise - 1 6. A register can be either static or dynamic. (a) Shift (b) Parallel (c) Bit (d) None of the above
- Shift Registers » Exercise - 139. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________. (a) QE (b) QF (c) QG (d) QH
- Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many