Shift Registers » Exercise – 1
39. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Related Posts Shift Registers » Exercise - 122. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________. (a) 16 s (b) 8 s (c) 4 s (d) 2 s Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000 Shift Registers » Exercise - 126. Which is not characteristic of a shift register? (a) Serial in/parallel in (b) Serial in/parallel out (c) Parallel in/serial out (d) Parallel in/parallel out Shift Registers » Exercise - 1 2. There are ___________ basic types of shift registers. (a) Six (b) Four (c) One (d) Many Shift Registers » Exercise - 166. What is a recirculating register? (a) serial out connected to serial in (b) all Q outputs connected together (c) a r (d)