# Shift Registers – 22

22. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________.

(a) 16 s
(b) 8 s
(c) 4 s
(d) 2 s

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 879

## Related Posts

• Shift Registers » Exercise - 140. When an 8-bit serial in/serial out shift register is used for a 20 s time delay, the clock frequency is ________. (a) 40 kHz (b) 50 kHz (c) 400 kHz (d) 500 kHz
Tags: shift, registers, exercise, bit, serial, in/serial, register, time, delay, clock
• Shift Registers » Exercise - 141. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output? (a) 1.67 s (b) 26.67 s (c) 26.7 ms (d) 267 ms
Tags: shift, registers, serial, exercise, bit, in/serial, register, clock, frequency, time
• Shift Registers » Exercise - 118. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________. (a) 1110 (b) 0001 (c) 1100 (d) 1000
Tags: shift, registers, exercise, register, clock, electronics, engineering
• Shift Registers » Exercise - 130. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ________. (a) 0000 (b) 1111 (c) 0111 (d) 1000
Tags: shift, registers, register, exercise, serial, bit, clock, electronics, engineering
• Shift Registers » Exercise - 126. Which is not characteristic of a shift register? (a) Serial in/parallel in (b) Serial in/parallel out (c) Parallel in/serial out (d) Parallel in/parallel out
Tags: shift, registers, serial, exercise, register, in/serial, electronics, engineering