36. A macrocell basically contains ________.
(a) a programmable AND-OR gate array and some input buffers
(b) an OR-gate array and some output logic
(c) an AND-OR gate array and some output logic
(d) licensed programming
37. An SPLD listed as 22V10 has ________.
(a) 10 inputs, 10 outputs, and requires a 22 V power source
(b) 11 inputs, 11 outputs, and requires a 10 V power source
(c) 22 inputs and 10 outputs
(d) 10 inputs and 22 outputs
38. The output of this circuit is always ________.
(a) 1
(b) 0
(c) A
(d) A
39. The output of this circuit is always ________.
(a) 1
(b) 0
(c) A
(d) A
40. FPGA is the acronym for ________.
(a) Flexible Programming [of] Generic Assemblies
(b) Field Programmable Generic Array
(c) Field Programmable Gate Array
(d) Field Programmer’s Gate Assembly
Related Posts
55555555559. The OR array in a PAL is ________. (a) fixed (b) programmable (c) nonexistent; there is no OR array in a PAL (d) floating- 555555555590. A macrocell is ________. (a) part of a PAL or GAL (b) a type of one-time programmable SPLD (c) an example of intellectual property (d) a logic array block
- 555555555548. A(n) ________ consists of a programmable array of AND gates that connects to a fixed array of OR gates and is usually OTP. (a) GAL (b) CPLD (c) PAL (d) SPLD
- 555555555518. Each programmable array logic (PAL) gate product is applied to an OR gate and, if combinational logic is desired, the product is ORed and then: (a) the polarity fuse is restored (b) sent to an inverter for output (c) sent immediately to an output pin (d) passed to the AND function for output
- 555555555524. Which type of PLD could be used to program basic logic functions? (a) PLA (b) PAL (c) CPLD (d) all the above