Memory Devices – Exercise – 4

166. The basic purpose of tristate or open-collector outputs on a memory is to ________.

(a) isolate devices connected to a common bus
(b) simplify the circuitry
(c) provide faster transitions of the output
(d) increase the output current

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________.

(a) 4
(b) 8
(c) 12
(d) 16

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

168. A device that needs constant refreshing to avoid losing data is a(n) ________.

(a) SRAM
(b) DRAM
(c) ROM
(d) EPROM

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Memory Devices - Exercise - 251. The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit? (a) The Q0, Q2, and Q3 output lines are open; the chip is defective. (b) The Q1 line appears to be shorted to Vcc; replace the chip. (c) The outputs should be active only when the / line is held LOW, so the circuit is behaving normally considering the fact that the line is HIGH. (d) The EN input should be forced HIGH and the outputs rechecked; if they are still giving the same indications as before, then the three outputs are definitely open and the IC will have to be replaced. 52. Which of the following faults will the checkerboard pattern test for in RAM? (a) Short between adjacent cells (b) Ability to store both 0s and 1s (c) Dynamically introduced between…
    Tags: memory, data, ram, address, mcq, series
  • IO and Memory Interfacing - Mcqs/Notes/IQsHome » Electronics Engineering » Microprocessors and Microcontrollers » IO and Memory Interfacing
    Tags: memory, mcq, series
  • Memory Devices - Mcqs/Notes/IQsHome » Electronics Engineering » Digital Electronics » Memory Devices
    Tags: memory, mcq, series
  • Modem - Mcqs/Notes/IQsHome » Computer Science » Data Communications and Computer Networks » Modem
    Tags: data, mcq, series
  • X.25 Protocol - Mcqs/Notes/IQsHome » Computer Science » Data Communications and Computer Networks » X.25 Protocol
    Tags: data, mcq, series

LEAVE A REPLY

Please enter your comment!
Please enter your name here