143. To reduce the number of pins on high-capacity DRAM chips, address ________ is used so that a single pin can accommodate two different address bits.
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16
Tags: memory, devices, number, electronics, engineering
555555555546. Typically, how often is DRAM refreshed? (a) 2 to 8 ms (b) 4 to 16 ms (c) 8 to 16 s (d) 1 to 2 s
Tags: memory, devices, dram, electronics, engineering
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16
Tags: memory, devices, number, address, electronics, engineering
5555555555122. How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory? (a) 2 (b) 4 (c) 8 (d) 9
Tags: memory, devices, address, bits, electronics, engineering
555555555534. To reduce the number of pins on the IC package, manufacturers often use ___________. (a) MOSFET architecture (b) address multiplexing (c) address decoding (d) address demultiplexing
Tags: address, memory, devices, reduce, number, pins, multiplexing, electronics, engineering