Memory Devices – 122

5555555555

122. How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory?

(a) 2
(b) 4
(c) 8
(d) 9

Answer

Answer : (d)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 317

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Sale

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 879

Memory Devices - 70
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
Tags: memory, devices, address, electronics, engineering
Memory Devices - 133
5555555555133. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________. (a) 4096 (b) 8129 (c) 16358 (d) 32768
Tags: memory, devices, bit, bits, address, electronics, engineering
Memory Devices - 85
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
Tags: memory, devices, address, required, electronics, engineering
Memory Devices - 75
555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
Tags: memory, devices, address, electronics, engineering
Memory Devices - 46
555555555546. Typically, how often is DRAM refreshed? (a) 2 to 8 ms (b) 4 to 16 ms (c) 8 to 16 s (d) 1 to 2 s
Tags: memory, devices, electronics, engineering

Related Posts