5555555555
34. To reduce the number of pins on the IC package, manufacturers often use ___________.
(a) MOSFET architecture
(b) address multiplexing
(c) address decoding
(d) address demultiplexing
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13 Tags: memory, devices, address, electronics, engineering
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12 Tags: memory, devices, address, electronics, engineering
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16 Tags: memory, devices, number, address, electronics, engineering
5555555555137. Hexadecimal F2 is ________ in binary. (a) 11100011 (b) 10100001 (c) 11110010 (d) 11111100 Tags: number, electronics, engineering
5555555555123. What is the bit storage capacity of a ROM with a 1024 × 8 organization? (a) 1024 (b) 2048 (c) 4096 (d) 8192 Tags: memory, devices, electronics, engineering