5555555555
34. The output will be a LOW for any case when one or more inputs are zero in a(n):
(a) OR gate
(b) NOT gate
(c) AND gate
(d) NAND gate
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Logic Gates » Exercise - 122. The output will be a LOW for any case when one or more inputs are zero in a(n) : (a) OR gate (b) AND gate (c) NOT gate (d) NAND gate- 5555555555109. Output will be a LOW for any case when one or more inputs are zero for a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NOR gate
- Logic Gates » Exercise - 123. The logic gate that will have HIGH or “1” at its output when any one of its inputs is HIGH is a(n) : (a) OR gate (b) NOT gate (c) AND gate (d) NOR gate
- 5555555555124. When does the output of a NAND gate = 1? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1
- 5555555555106. The logic gate that will have HIGH or "1" at its output when any one (or more) of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT operation