5555555555
33. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
(a) asynchronous operation
(b) low input voltages
(c) gate impedance
(d) cross coupling
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555576. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature? (a) cross coupling (b) gate impedance (c) low input voltages (d) asynchronous operation- 5555555555140. How many 2-input NOR gates does it take to produce a 2-input NAND gate? (a) 1 (b) 2 (c) 3 (d) 4
- 555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate
- 555555555561. On a master-slave flip-flop, when is the master enabled? (a) when the gate is LOW (b) when the gate is HIGH (c) both of the above (d) neither of the above
- 5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates