Flip Flops – 33

5555555555

33. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

(a) asynchronous operation
(b) low input voltages
(c) gate impedance
(d) cross coupling

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,200

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 76555555555576. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature? (a) cross coupling (b) gate impedance (c) low input voltages (d) asynchronous operation
    Tags: flip, cross, operation, asynchronous, voltages, input, low, impedance, gate, coupling
  • Logic Gates - 1405555555555140. How many 2-input NOR gates does it take to produce a 2-input NAND gate? (a) 1 (b) 2 (c) 3 (d) 4
    Tags: gates, input, nand, gate, electronics, engineering
  • Logic Gates - 34555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate
    Tags: gate, gates, low, nand, electronics, engineering
  • Flip Flops - 61555555555561. On a master-slave flip-flop, when is the master enabled? (a) when the gate is LOW (b) when the gate is HIGH (c) both of the above (d) neither of the above
    Tags: gate, flip, flops, low, electronics, engineering
  • Flip Flops - 1545555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
    Tags: input, flip, flops, gates, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here