Flip Flops – 75

5555555555

75. For an S-R flip-flop to be set or reset, the respective input must be:

(a) installed with steering diodes
(b) in parallel with a limiting resistor
(c) LOW
(d) HIGH

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Highlight important details or key points; Summarize information in a clear and concise manner ₹ 317 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Sale Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 975

Related Posts

• 555555555545. For an S-R flip-flop to be SET or RESET, the respective input must be __________. (a) LOW (b) HIGH (c) installed with steering diodes (d) in parallel with a limiting resistor
Tags: flip, high, resistor, limiting, parallel, diodes, steering, installed, low, flops
• 5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
Tags: input, flip, flops, steering, electronics, engineering
• 5555555555150. A gated S-R flip-flop goes into the CLEAR condition when ________. (a) S is HIGH; R is LOW; EN is HIGH (b) S is LOW; R is HIGH; EN is HIGH (c) S is LOW; R is HIGH; EN is LOW (d) S is HIGH; R is LOW; EN is LOW
Tags: low, high, flip, flops, s-r, flip-flop, electronics, engineering
• 555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip-flop, flip, flops, electronics, engineering
• 555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH
Tags: high, input, low, electronics, engineering