Flip Flops – 45

5555555555

45. For an S-R flip-flop to be SET or RESET, the respective input must be __________.

(a) LOW
(b) HIGH
(c) installed with steering diodes
(d) in parallel with a limiting resistor

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 315
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Sale
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 710

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 75555555555575. For an S-R flip-flop to be set or reset, the respective input must be: (a) installed with steering diodes (b) in parallel with a limiting resistor (c) LOW (d) HIGH
    Tags: flip, steering, high, low, resistor, limiting, parallel, diodes, installed, flops
  • Flip Flops - 1545555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
    Tags: input, flip, flops, steering, electronics, engineering
  • Flip Flops - 4Flip-Flops » Exercise - 14. If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be ________. (a) SET (b) RESET (c) Clear (d) Invalid
    Tags: input, flip, flops, s-r, set, reset, electronics, engineering
  • Flip Flops - 61555555555561. On a master-slave flip-flop, when is the master enabled? (a) when the gate is LOW (b) when the gate is HIGH (c) both of the above (d) neither of the above
    Tags: flip, flops, flip-flop, low, high, electronics, engineering
  • Flip Flops - 88555555555588. A positive edge-triggered D flip-flop will store a 1 when ________. (a) the D input is HIGH and the clock transitions from HIGH to LOW (b) the D input is HIGH and the clock transitions from LOW to HIGH (c) the D input is HIGH and the clock is LOW (d) the D input is HIGH and the clock is HIGH
    Tags: high, input, low, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here