Flip Flops – 149

5555555555

149. A gated S-R flip-flop is in the hold condition whenever ________.

(a) the Gate Enable is HIGH
(b) the Gate Enable is LOW
(c) the S and R inputs are both LOW
(d) the Gate Enable is HIGH and the S and R inputs are both LOW

Answer
Answer : (d)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 287
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 315
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,295

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Flip Flops - 425555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW
    Tags: low, flip, flops, s-r, inputs, high, electronics, engineering
  • Logic Gates - 84555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW
    Tags: high, inputs, low, gate, electronics, engineering
  • Flip Flops - 1505555555555150. A gated S-R flip-flop goes into the CLEAR condition when ________. (a) S is HIGH; R is LOW; EN is HIGH (b) S is LOW; R is HIGH; EN is HIGH (c) S is LOW; R is HIGH; EN is LOW (d) S is HIGH; R is LOW; EN is LOW
    Tags: low, high, flip, flops, gated, s-r, flip-flop, condition, electronics, engineering
  • Flip Flops - 61555555555561. On a master-slave flip-flop, when is the master enabled? (a) when the gate is LOW (b) when the gate is HIGH (c) both of the above (d) neither of the above
    Tags: gate, flip, flops, flip-flop, low, high, electronics, engineering
  • Flip Flops - 67555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d)
    Tags: flip, flops, inputs, gated, flip-flop, gate, electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here