5555555555
149. A gated S-R flip-flop is in the hold condition whenever ________.
(a) the Gate Enable is HIGH
(b) the Gate Enable is LOW
(c) the S and R inputs are both LOW
(d) the Gate Enable is HIGH and the S and R inputs are both LOW
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW- 555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW
- 5555555555150. A gated S-R flip-flop goes into the CLEAR condition when ________. (a) S is HIGH; R is LOW; EN is HIGH (b) S is LOW; R is HIGH; EN is HIGH (c) S is LOW; R is HIGH; EN is LOW (d) S is HIGH; R is LOW; EN is LOW
- 555555555561. On a master-slave flip-flop, when is the master enabled? (a) when the gate is LOW (b) when the gate is HIGH (c) both of the above (d) neither of the above
- 555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d)