105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.
(a) S = 1, R = 1
(b) S = 1, R = 0
(c) S = 0, R = 1
(d) S = 0, R = 0
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, gate, s-r, flip-flop, inputs, electronics, engineering
555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
Tags: flip, flops, flip-flop, electronics, engineering
5555555555 36. The truth table for an S-R flip-flop has how many VALID entries? (a) 3 (b) 1 (c) 4 (d) 2
Tags: flip, flops, s-r, flip-flop, electronics, engineering
5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above.
Tags: flip, flops, inputs, flip-flop, electronics, engineering
5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
Tags: flip, flops, hold, change, electronics, engineering