5555555555
143. Setup time specifies ________.
(a) the minimum time for the control levels to be maintained on the inputs prior to the triggering edge of the clock in order for data to be reliably clocked into the FF
(b) the maximum time interval required for the control levels to remain on the inputs before the triggering edge of the clock in order for the data to be reliably clocked out of the FF
(c) how long the operator has in order to get the flip-flop running before the maximum power level is exceeded
(d) how long it takes the output to change states after the clock has transitioned
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555155. The asynchronous inputs on a J-K flip-flop ________. (a) are normally not at the active level at the same time (b) take precedence over the J and K inputs (c) do not require a clock pulse to affect the output (d) all of the above- 5555555555105. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________. (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
- 5555555555144. When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________. (a) be invalid (b) not change (c) remain unchanged (d) toggle
- 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
- 5555555555137. A flip-flop operation is described as a toggle when the result after a clock is ________. (a) (b) (c) (d) change to opposite states