# Flip Flops – 126

5555555555

126. A gated S-R latch and its associated waveforms are shown below. What, if anything, is wrong and what could be causing the problem?

(a) The output is always low; the circuit is defective.
(b) The Q output should be the complement of the output; the S and R terminals are reversed.
(c) The Q should be following the R input; the R input is defective.
(d) There is nothing wrong with the circuit.

Explanation
Explanation : No answer description available for this question. Let us discuss.
 Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
 Electronics & Communication Engineering Books Sale Question Bank On Electronics & Communication Engineering Book - question bank on electronics & communication engineering; Language: english; Binding: paperback ₹ 287 Sale A Handbook for Electronics Engineering(Old Edition) Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher) ₹ 320 Basic Electronic Devices and Circuits Patil (Author); English (Publication Language) Electronic Circuits: Analysis and Design (SIE) | 3rd Edition Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher) ₹ 1,265

## Related Posts

• 5555555555154. A gated D latch does not have ________. (a) a clock input (b) an enable input (c) a output (d) steering gates
Tags: input, flip, flops, gated, latch, output, electronics, engineering
• 5555555555147. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are: (a) S = 1, R = 1 (b) S = 1, R = 0 (c) S = 0, R = 1 (d) S = 0, R = 0
Tags: flip, flops, output, s-r, electronics, engineering
• 5555555555 42. An S-R NAND latch with both of its inputs LOW has an output that is _____________. (a) unpredictable (b) floating (c) HIGH (d) LOW
Tags: low, flip, flops, s-r, latch, output, electronics, engineering
• 555555555598. The output pulse width of a 555 monostable circuit with R1 = 4.7 k and C1 = 47 F is ________. (a) 24 s (b) 24 ms (c) 243 ms (d) 243 s
Tags: flip, flops, output, circuit, electronics, engineering
• 555555555594. The output pulse width for a 555 monostable circuit with R1 = 3.3 k and C1 = 0.02 F is ________. (a) 7.3 s (b) 73 s (c) 7.3 ms (d) 73 ms
Tags: flip, flops, output, circuit, electronics, engineering